|
|
9159270e87
|
chore: don't commit *.sh files
|
2022-02-05 15:53:30 -04:00 |
|
|
|
428eff1468
|
Revert "fix: allow for 32-bit reads to KEYINPUT"
This reverts commit 3a51707280.
|
2022-02-05 14:52:49 -04:00 |
|
|
|
5ec8d4b0a5
|
fix: resolve decoding mixup in THUMB format 8 instructions
|
2022-02-05 14:50:34 -04:00 |
|
|
|
3a51707280
|
fix: allow for 32-bit reads to KEYINPUT
|
2022-02-05 13:47:05 -04:00 |
|
|
|
b4d20fb264
|
chore: refactor ARMv4 decoding
|
2022-02-05 13:46:55 -04:00 |
|
|
|
746158043d
|
chore: add more debug information to CPU panic method
|
2022-02-05 13:46:24 -04:00 |
|
|
|
25300c8a9f
|
chore: give more descriptive panic messages when changing mode fails
|
2022-02-04 16:54:57 -04:00 |
|
|
|
27d0ba8c7e
|
chore: clean up THUMB instruction decoding
|
2022-02-04 15:57:46 -04:00 |
|
|
|
2f74b61f2e
|
feat: parse cartridge header
|
2022-02-04 05:54:06 -04:00 |
|
|
|
b233981a34
|
feat: rename ARM and THUMB SWI functions
|
2022-02-04 04:34:47 -04:00 |
|
|
|
1b8db0c427
|
chore: group THUMB and select ARM instructions together (same file)
|
2022-02-04 04:18:20 -04:00 |
|
|
|
3e4f9eddb2
|
feat: integrate zig-clap with ZBA
|
2022-02-04 03:12:35 -04:00 |
|
|
|
6ab4610a81
|
fix(cpu): properly decode format 7 and 8
|
2022-02-03 01:29:18 -04:00 |
|
|
|
91384a7c68
|
fix(cpu): resolve edge cases in THUMB Format 5
|
2022-02-03 00:55:57 -04:00 |
|
|
|
c6bb4bf8e1
|
fix(cpu): allow for select values to overflow
FuzzARM found these operations which panicked, when they should
have overflowed. These are now fixed
n = 8000
|
2022-02-02 22:49:33 -04:00 |
|
|
|
800ed6f1a7
|
feat(cpu): implement format 13
While bugs do exist, at this point all THUMB and ARMv4 instructions
have been implemented! Yay!
|
2022-02-02 22:31:21 -04:00 |
|
|
|
027e4fb57b
|
feat(cpu): implement THUMB format 17
|
2022-02-02 22:31:08 -04:00 |
|
|
|
1378c809e6
|
feat(cpu): implement THUMB format11
|
2022-02-02 22:30:46 -04:00 |
|
|
|
33399e9517
|
chore: update to latest zig nightly
|
2022-02-02 21:26:12 -04:00 |
|
|
|
99492a6782
|
chore: progress towards passing ldr/str thumb in armwrestler
|
2022-02-02 21:14:46 -04:00 |
|
|
|
8b574efe85
|
fix(cpu): properly negate in NEG
|
2022-02-02 20:12:20 -04:00 |
|
|
|
9fd03d2a92
|
fix(cpu): reimplement THUMB offset shifts
|
2022-02-02 20:12:07 -04:00 |
|
|
|
9affe01da8
|
fix(cpu): op == 0b00 decodes to add in format 5
|
2022-02-02 18:58:06 -04:00 |
|
|
|
784bc81a4a
|
fix(cpu): account for overflow in THUMB alu MUL
|
2022-02-02 18:57:33 -04:00 |
|
|
|
045c98de1f
|
chore: use if-else when decoding THUMB instructions
|
2022-02-02 18:48:47 -04:00 |
|
|
|
c2901ee0d8
|
fix(cpu): account for rn in rlist in block data transfer
|
2022-02-02 17:35:33 -04:00 |
|
|
|
d95efa5b12
|
feat: implement LDM/STM behaviour when S is set
|
2022-02-02 16:12:47 -04:00 |
|
|
|
237beb9caa
|
feat(cpu): Pass all LDR/STR ARMwrestler tests
|
2022-02-02 14:07:18 -04:00 |
|
|
|
30bad76e44
|
feat(cpu): decode and implement all necessary ARM CPU instructions
|
2022-02-02 12:06:41 -04:00 |
|
|
|
c34c2ee6eb
|
feat(cpu): implement ARM SWP and SWPB
|
2022-02-02 08:44:33 -04:00 |
|
|
|
6c7934be70
|
fix: resolve off by n * 2 when accessing Palette during BG Mode 4
|
2022-02-01 22:56:53 -04:00 |
|
|
|
48017b45f5
|
feat(cpu): Implement Multiply Long ARM instructions
|
2022-02-01 22:09:38 -04:00 |
|
|
|
28c81f79ae
|
fix: no buttons are pressed by default
|
2022-02-01 20:52:01 -04:00 |
|
|
|
a80600156d
|
feat(cpu): implement format 18 THUMB instructions
|
2022-02-01 19:12:01 -04:00 |
|
|
|
0d7600ed7a
|
chore: more detailed panic message
|
2022-02-01 19:11:56 -04:00 |
|
|
|
ca41f6a85c
|
feat(cpu): implement format 10 THUMB instructions
|
2022-02-01 17:56:11 -04:00 |
|
|
|
85927a943f
|
feat(cpu): implement SWP
|
2022-02-01 16:30:55 -04:00 |
|
|
|
b27bf4a85c
|
fix(cpu): perform MUL with u64s, throw away upper 32 bits
|
2022-02-01 16:15:08 -04:00 |
|
|
|
b07eb22b86
|
feat: implement keyboard input
|
2022-02-01 16:11:59 -04:00 |
|
|
|
f6e4b4931f
|
chore: don't panic on unsupported BG mode
|
2022-01-30 02:43:11 -04:00 |
|
|
|
e35d81eeb8
|
chore: tempoarily disable fps counter
|
2022-01-30 02:42:01 -04:00 |
|
|
|
8c248ffb11
|
chore: zero-initialize VRAM
|
2022-01-30 02:39:16 -04:00 |
|
|
|
b0332e6eb8
|
chore: stub KeyInput I/O register
|
2022-01-30 02:38:29 -04:00 |
|
|
|
dd632975f8
|
fix(cpu): properly decode multiply instructions
|
2022-01-30 02:16:12 -04:00 |
|
|
|
a459d4b433
|
feat(cpu): implement ARM multiply instructions
|
2022-01-30 02:04:24 -04:00 |
|
|
|
6c008ce950
|
fix: allow 32-bit writes to DISPCNT
|
2022-01-30 01:42:54 -04:00 |
|
|
|
8d1df7ae43
|
fix(cpu): properly decode ldm stm thumb instructions
|
2022-01-30 01:12:34 -04:00 |
|
|
|
6ffaf12804
|
fix(cpu): properly decode THUMB PUSH and POP at comptime
|
2022-01-30 00:16:13 -04:00 |
|
|
|
dc6931639f
|
fix(cpu): don't ignore 11th bit of THUMB BL offset
|
2022-01-29 23:53:40 -04:00 |
|
|
|
e18f10126e
|
feat(cpu): implement thumb push / pop and stub format 13 thumb instrs
|
2022-01-29 23:22:10 -04:00 |
|
