Rekai Nyangadzayi Musuka
|
6d5c30ac25
|
fix: remove accidental rotation in ldrsh instructions
|
2022-04-13 22:59:32 -03:00 |
Rekai Nyangadzayi Musuka
|
80e714e2eb
|
chore: reimplement bus read/writes
|
2022-04-08 16:48:43 -03:00 |
Rekai Nyangadzayi Musuka
|
37a360ec07
|
fix: force align reads/writes in memory bus rather than in CPU
|
2022-04-08 15:17:31 -03:00 |
Rekai Nyangadzayi Musuka
|
39ab363afa
|
fix: improve perf of instructions w/ rotr
|
2022-03-16 22:56:37 -03:00 |
Rekai Nyangadzayi Musuka
|
cb4d3a9a51
|
chore: replace unnecessarily complex sign extension implementation
|
2022-02-28 20:38:50 -04:00 |
Rekai Nyangadzayi Musuka
|
3746cf6025
|
chore: don't panic on 32-bit I/O
|
2022-02-19 06:45:39 -04:00 |
Rekai Nyangadzayi Musuka
|
d2740e30d9
|
chore: squash bugs preventing swi_demo.gba from working
|
2022-02-13 02:29:53 -04:00 |
Rekai Nyangadzayi Musuka
|
d897c2fdcc
|
fix: don't mask away MSB in THUMB.5 add
|
2022-02-12 03:23:55 -04:00 |
Rekai Nyangadzayi Musuka
|
783706193b
|
fix: properly decode format 11 instructions
|
2022-02-12 03:13:38 -04:00 |
Rekai Nyangadzayi Musuka
|
b93bd53529
|
chore: make use of scoped logging
|
2022-02-11 01:33:33 -04:00 |
Rekai Nyangadzayi Musuka
|
ee27053db3
|
chore: remove TODOs and some useless imports
|
2022-02-06 19:07:23 -04:00 |
Rekai Nyangadzayi Musuka
|
bbd4447734
|
fix(cpu): force align thumb and arm block data transfers
|
2022-02-06 17:08:12 -04:00 |
Rekai Nyangadzayi Musuka
|
225c0f7d55
|
feat: pass arm.gba
|
2022-02-06 05:06:25 -04:00 |
Rekai Nyangadzayi Musuka
|
fcde905ae1
|
chore: reimplement ARM LDM/STM
|
2022-02-06 04:34:45 -04:00 |
Rekai Nyangadzayi Musuka
|
798987eba0
|
chore: improve arm ldm/stm
|
2022-02-05 23:29:34 -04:00 |
Rekai Nyangadzayi Musuka
|
adfd501fc4
|
fix(cpu): force-align SWP reads and writes
|
2022-02-05 23:18:23 -04:00 |
Rekai Nyangadzayi Musuka
|
9581e3b3cb
|
fix: force-align ARM STRH reads
|
2022-02-05 23:09:13 -04:00 |
Rekai Nyangadzayi Musuka
|
1b9ab1f1d7
|
fix: implement the same LDRSH logic as THUMB LDRSH
|
2022-02-05 23:09:02 -04:00 |
Rekai Nyangadzayi Musuka
|
c52dc5adb1
|
fix: PC is 12 ahead when it is rd in str and strb
|
2022-02-05 21:42:04 -04:00 |
Rekai Nyangadzayi Musuka
|
7bfb87a859
|
fix: listen to my past self
By deleting this line I go from test 234 to test 355 in arm.gba
|
2022-02-05 21:35:26 -04:00 |
Rekai Nyangadzayi Musuka
|
2842345111
|
chore: remove unnecessary @as calls
|
2022-02-05 21:01:39 -04:00 |
Rekai Nyangadzayi Musuka
|
aa6f3c7a92
|
feat: pass thumb.gba
|
2022-02-05 20:39:15 -04:00 |
Rekai Nyangadzayi Musuka
|
3ae24d6977
|
chore: account for empty rlist in THUMB LDM/STM
|
2022-02-05 18:03:39 -04:00 |
Rekai Nyangadzayi Musuka
|
0a22730479
|
fix(cpu): handle edge case in LDRSH
|
2022-02-05 17:12:25 -04:00 |
Rekai Nyangadzayi Musuka
|
5ec8d4b0a5
|
fix: resolve decoding mixup in THUMB format 8 instructions
|
2022-02-05 14:50:34 -04:00 |
Rekai Nyangadzayi Musuka
|
b233981a34
|
feat: rename ARM and THUMB SWI functions
|
2022-02-04 04:34:47 -04:00 |
Rekai Nyangadzayi Musuka
|
1b8db0c427
|
chore: group THUMB and select ARM instructions together (same file)
|
2022-02-04 04:18:20 -04:00 |
Rekai Nyangadzayi Musuka
|
91384a7c68
|
fix(cpu): resolve edge cases in THUMB Format 5
|
2022-02-03 00:55:57 -04:00 |
Rekai Nyangadzayi Musuka
|
c6bb4bf8e1
|
fix(cpu): allow for select values to overflow
FuzzARM found these operations which panicked, when they should
have overflowed. These are now fixed
n = 8000
|
2022-02-02 22:49:33 -04:00 |
Rekai Nyangadzayi Musuka
|
800ed6f1a7
|
feat(cpu): implement format 13
While bugs do exist, at this point all THUMB and ARMv4 instructions
have been implemented! Yay!
|
2022-02-02 22:31:21 -04:00 |
Rekai Nyangadzayi Musuka
|
027e4fb57b
|
feat(cpu): implement THUMB format 17
|
2022-02-02 22:31:08 -04:00 |
Rekai Nyangadzayi Musuka
|
1378c809e6
|
feat(cpu): implement THUMB format11
|
2022-02-02 22:30:46 -04:00 |
Rekai Nyangadzayi Musuka
|
99492a6782
|
chore: progress towards passing ldr/str thumb in armwrestler
|
2022-02-02 21:14:46 -04:00 |
Rekai Nyangadzayi Musuka
|
8b574efe85
|
fix(cpu): properly negate in NEG
|
2022-02-02 20:12:20 -04:00 |
Rekai Nyangadzayi Musuka
|
9fd03d2a92
|
fix(cpu): reimplement THUMB offset shifts
|
2022-02-02 20:12:07 -04:00 |
Rekai Nyangadzayi Musuka
|
9affe01da8
|
fix(cpu): op == 0b00 decodes to add in format 5
|
2022-02-02 18:58:06 -04:00 |
Rekai Nyangadzayi Musuka
|
784bc81a4a
|
fix(cpu): account for overflow in THUMB alu MUL
|
2022-02-02 18:57:33 -04:00 |
Rekai Nyangadzayi Musuka
|
c2901ee0d8
|
fix(cpu): account for rn in rlist in block data transfer
|
2022-02-02 17:35:33 -04:00 |
Rekai Nyangadzayi Musuka
|
d95efa5b12
|
feat: implement LDM/STM behaviour when S is set
|
2022-02-02 16:12:47 -04:00 |
Rekai Nyangadzayi Musuka
|
237beb9caa
|
feat(cpu): Pass all LDR/STR ARMwrestler tests
|
2022-02-02 14:07:18 -04:00 |
Rekai Nyangadzayi Musuka
|
c34c2ee6eb
|
feat(cpu): implement ARM SWP and SWPB
|
2022-02-02 08:44:33 -04:00 |
Rekai Nyangadzayi Musuka
|
48017b45f5
|
feat(cpu): Implement Multiply Long ARM instructions
|
2022-02-01 22:09:38 -04:00 |
Rekai Nyangadzayi Musuka
|
a80600156d
|
feat(cpu): implement format 18 THUMB instructions
|
2022-02-01 19:12:01 -04:00 |
Rekai Nyangadzayi Musuka
|
0d7600ed7a
|
chore: more detailed panic message
|
2022-02-01 19:11:56 -04:00 |
Rekai Nyangadzayi Musuka
|
ca41f6a85c
|
feat(cpu): implement format 10 THUMB instructions
|
2022-02-01 17:56:11 -04:00 |
Rekai Nyangadzayi Musuka
|
85927a943f
|
feat(cpu): implement SWP
|
2022-02-01 16:30:55 -04:00 |
Rekai Nyangadzayi Musuka
|
b27bf4a85c
|
fix(cpu): perform MUL with u64s, throw away upper 32 bits
|
2022-02-01 16:15:08 -04:00 |
Rekai Nyangadzayi Musuka
|
dd632975f8
|
fix(cpu): properly decode multiply instructions
|
2022-01-30 02:16:12 -04:00 |
Rekai Nyangadzayi Musuka
|
a459d4b433
|
feat(cpu): implement ARM multiply instructions
|
2022-01-30 02:04:24 -04:00 |
Rekai Nyangadzayi Musuka
|
6ffaf12804
|
fix(cpu): properly decode THUMB PUSH and POP at comptime
|
2022-01-30 00:16:13 -04:00 |