paoda
/
zba
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

feat(cpu): implement MVN

This commit is contained in:
Rekai Nyangadzayi Musuka 2022-10-21 05:11:58 -03:00
parent 41bab3d6ba
commit 9394754593
1 changed files with 13 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
src/cpu/arm/data_processing.zig
View File

@ -67,7 +67,7 @@ pub fn dataProcessing(comptime I: bool, comptime S: bool, comptime instrKind: u4
if (S and rd != 0xF) { if (S and rd != 0xF) {
cpu.cpsr.n.write(op2 >> 31 & 1 == 1); cpu.cpsr.n.write(op2 >> 31 & 1 == 1);
cpu.cpsr.z.write(op2 == 0); cpu.cpsr.z.write(op2 == 0);
// C set by Barr0x15el Shifter, V is unnafected // C set by Barrel Shifter, V is unaffected
} }
}, },
0xA => { 0xA => {
@ -87,7 +87,18 @@ pub fn dataProcessing(comptime I: bool, comptime S: bool, comptime instrKind: u4
if (S and rd != 0xF) { if (S and rd != 0xF) {
cpu.cpsr.n.write(result >> 31 & 1 == 1); cpu.cpsr.n.write(result >> 31 & 1 == 1);
cpu.cpsr.z.write(result == 0); cpu.cpsr.z.write(result == 0);
// C set by Barr0x15el Shifter, V is unnafected // C set by Barrel Shifter, V is unaffected
}
},
0xF => {
// MVN
const result = ~op2;
cpu.r[rd] = result;
if (S and rd != 0xF) {
cpu.cpsr.n.write(result >> 31 & 1 == 1);
cpu.cpsr.z.write(result == 0);
// C set by Barrel Shifter, V is unaffected
} }
}, },
else => std.debug.panic("[CPU] TODO: implement data processing type {}", .{instrKind}), else => std.debug.panic("[CPU] TODO: implement data processing type {}", .{instrKind}),