Rekai Nyangadzayi Musuka
|
e1fec48a0e
|
fix(cpu): properly decode multiply instructions
|
2022-10-21 05:12:07 -03:00 |
Rekai Nyangadzayi Musuka
|
0778ee8dd7
|
feat(cpu): implement ARM multiply instructions
|
2022-10-21 05:12:07 -03:00 |
Rekai Nyangadzayi Musuka
|
eabf787305
|
fix(cpu): properly decode ldm stm thumb instructions
|
2022-10-21 05:12:07 -03:00 |
Rekai Nyangadzayi Musuka
|
980e4ff5dd
|
fix(cpu): properly decode THUMB PUSH and POP at comptime
|
2022-10-21 05:12:06 -03:00 |
Rekai Nyangadzayi Musuka
|
d6ed071bc6
|
feat(cpu): implement thumb push / pop and stub format 13 thumb instrs
|
2022-10-21 05:12:06 -03:00 |
Rekai Nyangadzayi Musuka
|
a3d53d40fb
|
feat(cpu): implement THUMB format 9 loads / stores
|
2022-10-21 05:12:06 -03:00 |
Rekai Nyangadzayi Musuka
|
b9a81baa47
|
feat(cpu): implement THUMB ldmia stmia
|
2022-10-21 05:12:06 -03:00 |
Rekai Nyangadzayi Musuka
|
97b236225e
|
chore: implement THUMB format 4 instructions
|
2022-10-21 05:12:05 -03:00 |
Rekai Nyangadzayi Musuka
|
2643504eb5
|
chore: relocate barrel_shifter zig file
|
2022-10-21 05:12:05 -03:00 |
Rekai Nyangadzayi Musuka
|
f7518d1bab
|
feat(cpu): implement format2 THUMB instructions
|
2022-10-21 05:12:05 -03:00 |
Rekai Nyangadzayi Musuka
|
800ca798cd
|
feat(cpu): implement format19 THUMB instructions
|
2022-10-21 05:12:05 -03:00 |
Rekai Nyangadzayi Musuka
|
d714ffb4f9
|
chore: account for THUMB BL instruction when mimicking mGBA logs
|
2022-10-21 05:12:04 -03:00 |
Rekai Nyangadzayi Musuka
|
7bc186a03c
|
feat(cpu): implement format16 THUMB instructions
|
2022-10-21 05:12:04 -03:00 |
Rekai Nyangadzayi Musuka
|
b94b87d186
|
feat(cpu): implement format 1 THUMB instructions
|
2022-10-21 05:12:04 -03:00 |
Rekai Nyangadzayi Musuka
|
93922b65e3
|
feat(cpu): implement format 6 THUMB instructions
|
2022-10-21 05:12:04 -03:00 |
Rekai Nyangadzayi Musuka
|
464479b986
|
chore: mark indexing methods as inline
|
2022-10-21 05:12:03 -03:00 |
Rekai Nyangadzayi Musuka
|
de1c84914c
|
feat: create emulator thread
|
2022-10-21 05:12:03 -03:00 |
Rekai Nyangadzayi Musuka
|
8e7766e694
|
chore: disable logging by default
|
2022-10-21 05:12:03 -03:00 |
Rekai Nyangadzayi Musuka
|
4858dbc5dc
|
chore: revert fastboot changes
|
2022-10-21 05:12:03 -03:00 |
Rekai Nyangadzayi Musuka
|
c4e131b92d
|
chore: binary logging + file logging + DP chanes + fastBoot changes
|
2022-10-21 05:12:02 -03:00 |
Rekai Nyangadzayi Musuka
|
2e54be76d6
|
chore: rename skipBios to fastBoot
|
2022-10-21 05:12:02 -03:00 |
Rekai Nyangadzayi Musuka
|
7914268702
|
chore: set correct values for select banked registers on fast boot
|
2022-10-21 05:12:02 -03:00 |
Rekai Nyangadzayi Musuka
|
4bdb85834c
|
feat(cpu): implement SWI
|
2022-10-21 05:12:02 -03:00 |
Rekai Nyangadzayi Musuka
|
eb632056a2
|
feat(cpu): implement banked registers
|
2022-10-21 05:12:01 -03:00 |
Rekai Nyangadzayi Musuka
|
fbc9de0335
|
fix(cpu): improve MRS and MSR instructions
|
2022-10-21 05:12:01 -03:00 |
Rekai Nyangadzayi Musuka
|
daad98bbfe
|
feat(cpu): implement format 12 thumb instructions
|
2022-10-21 05:11:57 -03:00 |
Rekai Nyangadzayi Musuka
|
96d21f27a5
|
feat(cpu): implement THUMB format 5 instructions
|
2022-10-21 05:11:57 -03:00 |
Rekai Nyangadzayi Musuka
|
793110f315
|
chore: mgba log now supports printing THUMB instructions
|
2022-10-21 05:11:57 -03:00 |
Rekai Nyangadzayi Musuka
|
5ed5c5d52d
|
feat(cpu): implement like 1 THUMB instruction
|
2022-10-21 05:11:57 -03:00 |
Rekai Nyangadzayi Musuka
|
01385ee46b
|
chore: distinguish between undefined ARM and THUMB instr
|
2022-10-21 05:11:57 -03:00 |
Rekai Nyangadzayi Musuka
|
0eba3aca1f
|
chore(cpu): lay groundwork for THUMB instruction decoding and execution
|
2022-10-21 05:11:57 -03:00 |
Rekai Nyangadzayi Musuka
|
83a5370196
|
chore(cpu): refactor ARM functions to make room for THUMB
|
2022-10-21 05:11:56 -03:00 |
Rekai Nyangadzayi Musuka
|
b0b6247f06
|
fix(cpu): fix conditions for GT cond
|
2022-10-21 05:11:56 -03:00 |
Rekai Nyangadzayi Musuka
|
97b933d9ea
|
feat(cpu): implement branch and exchange
If I want to continue with armwrestler, I'll have to implement
THUMB instructions now
|
2022-10-21 05:11:56 -03:00 |
Rekai Nyangadzayi Musuka
|
b9255bffe7
|
feat(cpu): implement MSR and MRS
|
2022-10-21 05:11:55 -03:00 |
Rekai Nyangadzayi Musuka
|
e1f8400343
|
feat(cpu): stub PSR Transfer instructions
|
2022-10-21 05:11:55 -03:00 |
Rekai Nyangadzayi Musuka
|
527bd2889e
|
feat(cpu): implement LDM/STM
|
2022-10-21 05:11:53 -03:00 |
Rekai Nyangadzayi Musuka
|
357211a4cc
|
chore: remove premature inlines
|
2022-10-21 05:11:52 -03:00 |
Rekai Nyangadzayi Musuka
|
2cec8d9f70
|
chore: improve code clarity
|
2022-10-21 05:11:51 -03:00 |
Rekai Nyangadzayi Musuka
|
036b861b05
|
chore: code cleanup
|
2022-10-21 05:11:50 -03:00 |
Rekai Nyangadzayi Musuka
|
880546468c
|
chore(bus): refactor bus.zig
|
2022-10-21 05:11:50 -03:00 |
Rekai Nyangadzayi Musuka
|
1a9c9ba4cb
|
chore: refactor instruction exec code
|
2022-10-21 05:11:50 -03:00 |
Rekai Nyangadzayi Musuka
|
d54c8df7b3
|
feat(sched): add HBlank and VBlank events to the scheduler
|
2022-10-21 05:11:49 -03:00 |
Rekai Nyangadzayi Musuka
|
788bef188d
|
feat: implement dedicated Barrel Shifter SHL and SHR
|
2022-10-21 05:11:49 -03:00 |
Rekai Nyangadzayi Musuka
|
44424e0687
|
chore: comment-out logging by default
|
2022-10-21 05:11:48 -03:00 |
Rekai Nyangadzayi Musuka
|
32f0b9d71c
|
chore: add mgba compatible (minus disasm) log function
|
2022-10-21 05:11:47 -03:00 |
Rekai Nyangadzayi Musuka
|
bbdcc0a8c2
|
chore: rename CPSR u32 from val to raw
|
2022-10-21 05:11:47 -03:00 |
Rekai Nyangadzayi Musuka
|
67bf975034
|
chore: remove print statements
|
2022-10-21 05:11:47 -03:00 |
Rekai Nyangadzayi Musuka
|
c6de540c8a
|
feat(cpu): implement skipBios method
|
2022-10-21 05:11:46 -03:00 |
Rekai Nyangadzayi Musuka
|
cbcc6282df
|
feat(bus): add Io Struct
Also, add more information to all panic messages
|
2022-10-21 05:11:46 -03:00 |