 Rekai Nyangadzayi Musuka
|
90e0d9139c
|
chore: ignore .bin files
|
2022-10-21 05:12:02 -03:00 |
|
Rekai Nyangadzayi Musuka
|
2e54be76d6
|
chore: rename skipBios to fastBoot
|
2022-10-21 05:12:02 -03:00 |
|
Rekai Nyangadzayi Musuka
|
7914268702
|
chore: set correct values for select banked registers on fast boot
|
2022-10-21 05:12:02 -03:00 |
|
Rekai Nyangadzayi Musuka
|
4bdb85834c
|
feat(cpu): implement SWI
|
2022-10-21 05:12:02 -03:00 |
|
Rekai Nyangadzayi Musuka
|
f89a37936f
|
chore(bios): allow reading from BIOS
|
2022-10-21 05:12:02 -03:00 |
|
Rekai Nyangadzayi Musuka
|
8bb7ea6be6
|
fix(cpu): interim solution to weird program counter behaviour on illegal tst instruction
|
2022-10-21 05:12:01 -03:00 |
|
Rekai Nyangadzayi Musuka
|
60a1f7fa99
|
chore(cpu): implement behaviour for undefined test instruction
|
2022-10-21 05:12:01 -03:00 |
|
Rekai Nyangadzayi Musuka
|
b3b8182f85
|
fix(cpu): fix PC offset when barrel shifter and bit 4 of DP is set
|
2022-10-21 05:12:01 -03:00 |
|
Rekai Nyangadzayi Musuka
|
19094b492e
|
chore: remove reccomended extension
|
2022-10-21 05:12:01 -03:00 |
|
Rekai Nyangadzayi Musuka
|
56e660714c
|
fix(cpu): implement S set + rd == 15 case for data processing
|
2022-10-21 05:12:01 -03:00 |
|
Rekai Nyangadzayi Musuka
|
eb632056a2
|
feat(cpu): implement banked registers
|
2022-10-21 05:12:01 -03:00 |
|
Rekai Nyangadzayi Musuka
|
fbc9de0335
|
fix(cpu): improve MRS and MSR instructions
|
2022-10-21 05:12:01 -03:00 |
|
Rekai Nyangadzayi Musuka
|
5c7539cd26
|
feat(cpu): implement CMN
|
2022-10-21 05:12:00 -03:00 |
|
Rekai Nyangadzayi Musuka
|
7c20e5fdb5
|
fix(barrel_shifter): fix PC being 1 word ahead in barrel shifter
|
2022-10-21 05:12:00 -03:00 |
|
Rekai Nyangadzayi Musuka
|
f79e7126ee
|
feat(cpu): Implement RSC
|
2022-10-21 05:12:00 -03:00 |
|
Rekai Nyangadzayi Musuka
|
15e92bc6af
|
feat(cpu): implement RSB
|
2022-10-21 05:12:00 -03:00 |
|
Rekai Nyangadzayi Musuka
|
47fc96fe00
|
feat(cpu): implement BIC
|
2022-10-21 05:12:00 -03:00 |
|
Rekai Nyangadzayi Musuka
|
4ac5ad42c6
|
feat(cpu): implement EOR
|
2022-10-21 05:12:00 -03:00 |
|
Rekai Nyangadzayi Musuka
|
c93153672f
|
feat(cpu): implement ADD
|
2022-10-21 05:11:59 -03:00 |
|
Rekai Nyangadzayi Musuka
|
a46dd448f4
|
feat(cpu): implement fix for ADC and implement SBC
|
2022-10-21 05:11:59 -03:00 |
|
Rekai Nyangadzayi Musuka
|
01f75112ce
|
chore(barrel_shifter): remove panic from ASR
|
2022-10-21 05:11:59 -03:00 |
|
Rekai Nyangadzayi Musuka
|
051b98bc02
|
fix(barrel_shifter): should not modify cpsr when amount == 0
|
2022-10-21 05:11:59 -03:00 |
|
Rekai Nyangadzayi Musuka
|
5d0bc1b335
|
chore(cpu): refactor the barrel shifter once again
|
2022-10-21 05:11:59 -03:00 |
|
Rekai Nyangadzayi Musuka
|
43d011538e
|
feat(cpu): implement ADC
ADC interacting w/ the Barrel Shifter is not working though
|
2022-10-21 05:11:59 -03:00 |
|
Rekai Nyangadzayi Musuka
|
f3ad5e90ff
|
feat(cpu): implement RRX for Barrel Shifter
|
2022-10-21 05:11:58 -03:00 |
|
Rekai Nyangadzayi Musuka
|
9b867c02e0
|
feat(cpu): implement SUB in THUMB format 3
|
2022-10-21 05:11:58 -03:00 |
|
Rekai Nyangadzayi Musuka
|
2ba09868ba
|
feat(cpu): implement ARM SUB in data processing
|
2022-10-21 05:11:58 -03:00 |
|
Rekai Nyangadzayi Musuka
|
9394754593
|
feat(cpu): implement MVN
|
2022-10-21 05:11:58 -03:00 |
|
Rekai Nyangadzayi Musuka
|
41bab3d6ba
|
chore(cpu): refactor barrel shifter
|
2022-10-21 05:11:58 -03:00 |
|
Rekai Nyangadzayi Musuka
|
99b686b2d7
|
fix(cpu): use barrel shifter in data processing immediates
|
2022-10-21 05:11:58 -03:00 |
|
Rekai Nyangadzayi Musuka
|
daad98bbfe
|
feat(cpu): implement format 12 thumb instructions
|
2022-10-21 05:11:57 -03:00 |
|
Rekai Nyangadzayi Musuka
|
2fb01577af
|
feat(cpu): implement some already decoded format 3 instructions
|
2022-10-21 05:11:57 -03:00 |
|
Rekai Nyangadzayi Musuka
|
96d21f27a5
|
feat(cpu): implement THUMB format 5 instructions
|
2022-10-21 05:11:57 -03:00 |
|
Rekai Nyangadzayi Musuka
|
793110f315
|
chore: mgba log now supports printing THUMB instructions
|
2022-10-21 05:11:57 -03:00 |
|
Rekai Nyangadzayi Musuka
|
5ed5c5d52d
|
feat(cpu): implement like 1 THUMB instruction
|
2022-10-21 05:11:57 -03:00 |
|
Rekai Nyangadzayi Musuka
|
01385ee46b
|
chore: distinguish between undefined ARM and THUMB instr
|
2022-10-21 05:11:57 -03:00 |
|
Rekai Nyangadzayi Musuka
|
0eba3aca1f
|
chore(cpu): lay groundwork for THUMB instruction decoding and execution
|
2022-10-21 05:11:57 -03:00 |
|
Rekai Nyangadzayi Musuka
|
83a5370196
|
chore(cpu): refactor ARM functions to make room for THUMB
|
2022-10-21 05:11:56 -03:00 |
|
Rekai Nyangadzayi Musuka
|
b0b6247f06
|
fix(cpu): fix conditions for GT cond
|
2022-10-21 05:11:56 -03:00 |
|
Rekai Nyangadzayi Musuka
|
2a33716166
|
fix(cpu): fix imm value calculation in MSR
|
2022-10-21 05:11:56 -03:00 |
|
Rekai Nyangadzayi Musuka
|
9b26454c72
|
fix(cpu): resolve off-by-one error when executing LDM
|
2022-10-21 05:11:56 -03:00 |
|
Rekai Nyangadzayi Musuka
|
97b933d9ea
|
feat(cpu): implement branch and exchange
If I want to continue with armwrestler, I'll have to implement
THUMB instructions now
|
2022-10-21 05:11:56 -03:00 |
|
Rekai Nyangadzayi Musuka
|
ff70aadfdb
|
fix(cpu): make Data Processing instructions r15-aware
|
2022-10-21 05:11:55 -03:00 |
|
Rekai Nyangadzayi Musuka
|
ae53f92d40
|
fix(cpu): make LDRH and STRH aware of r15
|
2022-10-21 05:11:55 -03:00 |
|
Rekai Nyangadzayi Musuka
|
f51e1d3154
|
fix(cpu): account for r15 in LDR and STR instructions
|
2022-10-21 05:11:55 -03:00 |
|
Rekai Nyangadzayi Musuka
|
a21f94569f
|
fix(cpu): flip two branches in PSR Transfer execution
|
2022-10-21 05:11:55 -03:00 |
|
Rekai Nyangadzayi Musuka
|
b9255bffe7
|
feat(cpu): implement MSR and MRS
|
2022-10-21 05:11:55 -03:00 |
|
Rekai Nyangadzayi Musuka
|
e1f8400343
|
feat(cpu): stub PSR Transfer instructions
|
2022-10-21 05:11:55 -03:00 |
|
Rekai Nyangadzayi Musuka
|
52493831cc
|
chore(io): implement IE and IME
|
2022-10-21 05:11:54 -03:00 |
|
Rekai Nyangadzayi Musuka
|
00ba7afac4
|
chore: remove some magic constants
|
2022-10-21 05:11:54 -03:00 |