|
|
4ac5ad42c6
|
feat(cpu): implement EOR
|
2022-10-21 05:12:00 -03:00 |
|
|
|
c93153672f
|
feat(cpu): implement ADD
|
2022-10-21 05:11:59 -03:00 |
|
|
|
a46dd448f4
|
feat(cpu): implement fix for ADC and implement SBC
|
2022-10-21 05:11:59 -03:00 |
|
|
|
01f75112ce
|
chore(barrel_shifter): remove panic from ASR
|
2022-10-21 05:11:59 -03:00 |
|
|
|
051b98bc02
|
fix(barrel_shifter): should not modify cpsr when amount == 0
|
2022-10-21 05:11:59 -03:00 |
|
|
|
5d0bc1b335
|
chore(cpu): refactor the barrel shifter once again
|
2022-10-21 05:11:59 -03:00 |
|
|
|
43d011538e
|
feat(cpu): implement ADC
ADC interacting w/ the Barrel Shifter is not working though
|
2022-10-21 05:11:59 -03:00 |
|
|
|
f3ad5e90ff
|
feat(cpu): implement RRX for Barrel Shifter
|
2022-10-21 05:11:58 -03:00 |
|
|
|
9b867c02e0
|
feat(cpu): implement SUB in THUMB format 3
|
2022-10-21 05:11:58 -03:00 |
|
|
|
2ba09868ba
|
feat(cpu): implement ARM SUB in data processing
|
2022-10-21 05:11:58 -03:00 |
|
|
|
9394754593
|
feat(cpu): implement MVN
|
2022-10-21 05:11:58 -03:00 |
|
|
|
41bab3d6ba
|
chore(cpu): refactor barrel shifter
|
2022-10-21 05:11:58 -03:00 |
|
|
|
99b686b2d7
|
fix(cpu): use barrel shifter in data processing immediates
|
2022-10-21 05:11:58 -03:00 |
|
|
|
daad98bbfe
|
feat(cpu): implement format 12 thumb instructions
|
2022-10-21 05:11:57 -03:00 |
|
|
|
2fb01577af
|
feat(cpu): implement some already decoded format 3 instructions
|
2022-10-21 05:11:57 -03:00 |
|
|
|
96d21f27a5
|
feat(cpu): implement THUMB format 5 instructions
|
2022-10-21 05:11:57 -03:00 |
|
|
|
5ed5c5d52d
|
feat(cpu): implement like 1 THUMB instruction
|
2022-10-21 05:11:57 -03:00 |
|
|
|
0eba3aca1f
|
chore(cpu): lay groundwork for THUMB instruction decoding and execution
|
2022-10-21 05:11:57 -03:00 |
|
|
|
83a5370196
|
chore(cpu): refactor ARM functions to make room for THUMB
|
2022-10-21 05:11:56 -03:00 |
|
|
|
2a33716166
|
fix(cpu): fix imm value calculation in MSR
|
2022-10-21 05:11:56 -03:00 |
|
|
|
9b26454c72
|
fix(cpu): resolve off-by-one error when executing LDM
|
2022-10-21 05:11:56 -03:00 |
|
|
|
97b933d9ea
|
feat(cpu): implement branch and exchange
If I want to continue with armwrestler, I'll have to implement
THUMB instructions now
|
2022-10-21 05:11:56 -03:00 |
|
|
|
ff70aadfdb
|
fix(cpu): make Data Processing instructions r15-aware
|
2022-10-21 05:11:55 -03:00 |
|
|
|
ae53f92d40
|
fix(cpu): make LDRH and STRH aware of r15
|
2022-10-21 05:11:55 -03:00 |
|
|
|
f51e1d3154
|
fix(cpu): account for r15 in LDR and STR instructions
|
2022-10-21 05:11:55 -03:00 |
|
|
|
a21f94569f
|
fix(cpu): flip two branches in PSR Transfer execution
|
2022-10-21 05:11:55 -03:00 |
|
|
|
b9255bffe7
|
feat(cpu): implement MSR and MRS
|
2022-10-21 05:11:55 -03:00 |
|
|
|
e1f8400343
|
feat(cpu): stub PSR Transfer instructions
|
2022-10-21 05:11:55 -03:00 |
|
|
|
9a5959e46c
|
fix(cpu): write results of ORR to destination register
|
2022-10-21 05:11:54 -03:00 |
|
|
|
780c717409
|
feat(cpu): implement TEQ
|
2022-10-21 05:11:53 -03:00 |
|
|
|
34c6df344d
|
feat(cpu): Implement ORR
|
2022-10-21 05:11:53 -03:00 |
|
|
|
cffffab8ea
|
feat(cpu): refactor LDM/STM
|
2022-10-21 05:11:53 -03:00 |
|
|
|
527bd2889e
|
feat(cpu): implement LDM/STM
|
2022-10-21 05:11:53 -03:00 |
|
|
|
4f629227ab
|
fix(cpu): fix off-by-word bug in BL
|
2022-10-21 05:11:52 -03:00 |
|
|
|
357211a4cc
|
chore: remove premature inlines
|
2022-10-21 05:11:52 -03:00 |
|
|
|
036b861b05
|
chore: code cleanup
|
2022-10-21 05:11:50 -03:00 |
|
|
|
880546468c
|
chore(bus): refactor bus.zig
|
2022-10-21 05:11:50 -03:00 |
|
|
|
1a9c9ba4cb
|
chore: refactor instruction exec code
|
2022-10-21 05:11:50 -03:00 |
|
|
|
d495f5b4c5
|
feat: implement S (when rd != 15) for several data processing instructions
|
2022-10-21 05:11:49 -03:00 |
|
|
|
788bef188d
|
feat: implement dedicated Barrel Shifter SHL and SHR
|
2022-10-21 05:11:49 -03:00 |
|
|
|
bff9be03cc
|
chore: stub TST
|
2022-10-21 05:11:48 -03:00 |
|
|
|
4b43dcd256
|
fix(cpu): improve LDR/STR write-back logic
|
2022-10-21 05:11:48 -03:00 |
|
|
|
46c694d95a
|
fix(cpu): properly implement SUB/CMP CSPSR carry bit condition
|
2022-10-21 05:11:48 -03:00 |
|
|
|
faced77161
|
fix(cpu): resolve reversed if statement + write back on W = 0
|
2022-10-21 05:11:47 -03:00 |
|
|
|
182392bf1c
|
feat(cpu): properly implement STR STRH and STRB
|
2022-10-21 05:11:46 -03:00 |
|
|
|
cbcc6282df
|
feat(bus): add Io Struct
Also, add more information to all panic messages
|
2022-10-21 05:11:46 -03:00 |
|
|
|
7016fcdb79
|
chore: use bitfield library
|
2022-10-21 05:11:45 -03:00 |
|
|
|
d50aff30c9
|
feat(bus): implement Gameboy Advance MMIO
|
2022-10-21 05:11:45 -03:00 |
|
|
|
c98e8d384a
|
chore: conform to zig style guides
|
2022-10-21 05:11:44 -03:00 |
|
|
|
e841bf44ca
|
chore(cpu): iron out some false assumptions
|
2022-10-21 05:11:44 -03:00 |
|
