|
|
7edffb166d
|
chore: Implement exec of RLC and RRC
|
2020-09-07 22:34:09 -05:00 |
|
|
|
a4b3da1939
|
chore: replace unimplemented!() with unreachable!()
|
2020-09-07 21:51:20 -05:00 |
|
|
|
cd6f242f56
|
feat: Implement exec of all unprefixed opcodes
|
2020-09-07 21:49:10 -05:00 |
|
|
|
eb90ac31e2
|
chore: Document prefixed opcode decoding
|
2020-09-07 21:22:26 -05:00 |
|
|
|
7538f946d4
|
feat: Implement prefixed opcode decoding
|
2020-09-07 21:18:53 -05:00 |
|
|
|
a9510bed54
|
chore: Document instruction execution implementations
|
2020-09-07 20:57:31 -05:00 |
|
|
|
f193132c5e
|
chore: Implement imm byte versions of alu opcodes
|
2020-09-07 20:50:33 -05:00 |
|
|
|
70a959fa32
|
chore: Remove LHS MathTarget from ADC and SBC
|
2020-09-07 20:28:24 -05:00 |
|
|
|
e31d83deae
|
chore: Implement DI, EI, CALL & PUSH instructions
|
2020-09-07 20:19:10 -05:00 |
|
|
|
0e3bdb8a2a
|
chore: convert TryFrom error types to &'static str
Prevents an unnecessary heap allocation when a RegisterPair::try_from() or
Register::try_from() fails.
|
2020-09-04 14:43:19 -05:00 |
|
|
|
213c5e5cb3
|
Implement more instructions
|
2020-09-04 00:41:19 -05:00 |
|
|
|
11d2d26cdc
|
Implement more instrucitons
|
2020-09-02 21:54:58 -05:00 |
|
|
|
49dac85470
|
Utilize pattern matching more
|
2020-09-02 19:35:48 -05:00 |
|
|
|
cb365fd932
|
Implement Instructions and rename enums
|
2020-09-02 17:26:46 -05:00 |
|
|
|
0be0030ed7
|
Implement CPU Instructions
|
2020-09-01 00:16:05 -05:00 |
|
|
|
21b7f82422
|
Decode all unprefixed opcodes
|
2020-08-29 23:07:53 -05:00 |
|
|
|
e0235094bb
|
Implement basic layout of Gameboy Emulator
|
2020-08-29 18:38:27 -05:00 |
|
|
|
0401bb7e49
|
Restart Project
|
2020-08-25 12:10:38 -05:00 |
|
|
|
4bc18f4dd9
|
Resolve build error
|
2020-08-24 00:54:36 -05:00 |
|
|
|
b1bbd67832
|
Implement 2 opcodes
|
2020-08-24 00:53:47 -05:00 |
|
|
|
deec130381
|
Implement decode for all x=2 unprefixed opcodes
|
2020-08-24 00:42:16 -05:00 |
|
|
|
378a559106
|
Implement decode for all x=1 unprefixed opcodes.
|
2020-08-24 00:11:54 -05:00 |
|
|
|
146e2dc066
|
Implement decode for all x=0 unprefixed opcodes.
|
2020-08-23 23:56:20 -05:00 |
|
Rekai Musuka
|
f97bf9dbb7
|
Stub Bus, and CPU, implement some opcode decoding.
|
2020-08-06 01:05:16 -05:00 |
|
Rekai Musuka
|
b274d61f56
|
Restart Project
|
2020-08-05 21:54:30 -05:00 |
|
Rekai Musuka
|
a3cd9166ab
|
Implement Register methods, and stub ADD opcodes
|
2020-08-05 03:23:50 -05:00 |
|
Rekai Musuka
|
8b475cb4cf
|
Restart GB Emulator
|
2020-08-04 17:58:48 -05:00 |
|
Rekai Musuka
|
9032716346
|
Stub 8-bit ALU and 16-bit Arithmetic opcodes.
|
2020-08-01 16:31:24 -05:00 |
|
Rekai Musuka
|
8a822437fb
|
Rename struct Instruction's methods
|
2020-07-30 22:41:30 -05:00 |
|
Rekai Musuka
|
26ddb1f9f0
|
Write stubs for some 16-bit LD instructions
|
2020-07-29 14:41:56 -05:00 |
|
Rekai Musuka
|
0f85e6702b
|
Stub 8-bit LD Instructions
|
2020-07-28 23:58:50 -05:00 |
|
paoda
|
167c267e36
|
Reimplement Flag Register struct
|
2020-07-22 01:41:12 -05:00 |
|
Rekai Musuka
|
05cff7a27f
|
Implement LR35902 Registers
|
2020-07-22 00:19:27 -05:00 |
|
