 Rekai Nyangadzayi Musuka
|
1bd96304ba
|
fix: off-by-one when handling TCM addresses
|
2023-09-29 02:35:21 -05:00 |
|
Rekai Nyangadzayi Musuka
|
2c5d474c56
|
fix(v5te): fix off by one in DTCM handler
|
2023-09-20 00:29:49 -05:00 |
|
Rekai Nyangadzayi Musuka
|
3c5d4acc5f
|
feat(v5te): implement THUMB BLX(1), BLX(2), and ARM BLX
|
2023-09-20 00:29:42 -05:00 |
|
Rekai Nyangadzayi Musuka
|
a3eefa6432
|
chore: panic TODO on Unconditional address space
|
2023-09-15 14:50:29 -05:00 |
|
Rekai Nyangadzayi Musuka
|
30cf951d2a
|
feat: integrate cp15 and TCM code
|
2023-09-15 14:20:24 -05:00 |
|
Rekai Nyangadzayi Musuka
|
514e4d6014
|
feat: implement Coprocessor Interface
|
2023-09-15 14:20:17 -05:00 |
|
Rekai Nyangadzayi Musuka
|
819eace2a7
|
feat: implement QADD/QSUB
|
2023-09-07 03:39:51 -05:00 |
|
Rekai Nyangadzayi Musuka
|
e6863e7a9b
|
fix(armv5te): implement obscure behaviour on invalid LDM writeback
All I have to do is implement ARMv5TE specific instructions, and then
we're finished with ARMWRESTLER!
|
2023-09-06 01:29:08 -05:00 |
|
Rekai Nyangadzayi Musuka
|
ada2a08516
|
feat(v5te): implement basic DTCM + ITCM
|
2023-07-26 00:14:32 -05:00 |
|
Rekai Nyangadzayi Musuka
|
ba22b856ec
|
chore: drop *Bus argument from the InstrFn LUT
|
2023-07-25 22:00:17 -05:00 |
|
Rekai Nyangadzayi Musuka
|
96a3a45d9b
|
feat: add v5te arm and thumb namespaces
also, drop the comptime parameter from arm and thumb namespaces
|
2023-07-25 22:00:17 -05:00 |
|
Rekai Nyangadzayi Musuka
|
6c81608c59
|
fix: remove redundant casts from zig fmt
|
2023-07-11 00:39:14 -05:00 |
|
Rekai Nyangadzayi Musuka
|
f8c2479ed9
|
chore: update to latest builtin syntax
|
2023-07-10 22:00:59 -05:00 |
|
Rekai Nyangadzayi Musuka
|
d2db52e495
|
feat: implement ARM7TDMI (and stub ARM946E-S)
|
2023-06-25 18:54:57 -05:00 |